Synchronous circuit - Memory element status for i/p variation

Q.  Where do/does the status of memory element in a synchronous sequential circuit get/s affected due to change in input?
- Published on 29 Sep 15

a. At an active edge of clock
b. At passive edge of clock
c. Both a and b
d. None of the above

ANSWER: At an active edge of clock

Related Content

➨ Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)
▲