Necessity of Simulation in VHDL

Q.  What is/are the necessity/ies of Simulation Process in VHDL?
- Published on 25 Nov 15

a. Requirement to test designs before implementation & usage
b. Reduction of development time
c. Decrease the time to market
d. All of the above

ANSWER: All of the above

Related Content

➨ Post your comment / Share knowledge


Enter the code shown above:

(Note: If you cannot read the numbers in the above image, reload the page to generate a new one.)
▲