1) What is the purpose of a special function register SPBRG in USART?
a. To control the operation associated with baud rate generation
b. To control an oscillator frequency
c. To control or prevent the false bit transmission of 9 th bit
d. All of the above
|
Answer
Explanation
|
ANSWER: To control the operation associated with baud rate generation
Explanation:
No explanation is available for this question!
|
|
2) Which among the below specified registors are addressable only from bank1 of RFS?
a. PORTA (05H)
b. PORTB (06H)
c. FSR (04H)
d. ADCON0 (07H)
|
Answer
Explanation
|
ANSWER: PORTA (05H)
Explanation:
No explanation is available for this question!
|
|
3) Which register acts as an input-output control as well as data direction register for PORTA in bank 2 of RFS?
a. INDF (80H)
b. TRISB (85H)
c. TRISA (85H)
d. PCLATH (8A)
|
Answer
Explanation
|
ANSWER: TRISA (85H)
Explanation:
No explanation is available for this question!
|
|
4) What is the purpose of acquiring two different bits from INTCON register for performing any interrupt operation in PIC 16C61 / 71?
a. One for enabling & one for disabling the interrupt
b. One for enabling the interrupt & one for its occurrence detection
c. One for setting or clearing the RBIE bit
d. None of the above
|
Answer
Explanation
|
ANSWER: One for enabling the interrupt & one for its occurrence detection
Explanation:
No explanation is available for this question!
|
|
5) Which bit/s should be necessarily cleared in OPTION (SFR) register in order to turn on the weak internal pull-ups of port B?
a. RPO
b. RPBU
c. RBIF
d. All of the above
|
Answer
Explanation
|
ANSWER: RPBU
Explanation:
No explanation is available for this question!
|
|
6) The RPO status register bit has the potential to determine the effective address of______
a. Direct Addressing Mode
b. Indirect Addressing Mode
c. Immediate Addressing Mode
d. Indc. Watchdog Timer (WDT) exed Addressing Mode
|
Answer
Explanation
|
ANSWER: Direct Addressing Mode
Explanation:
No explanation is available for this question!
|
|
7) Which bit permits to enable (if set) or disable (if cleared) all the interrupts in an INTCON register?
a. GIE
b. ADIE
c. RBIE
d. TOIE
|
Answer
Explanation
|
ANSWER: GIE
Explanation:
No explanation is available for this question!
|
|
8) Which flags of status register are most likely to get affected by the single-cycle increment and decrement instructions?
a. P Flags
b. C Flags
c. OV Flags
d. Z Flags
|
Answer
Explanation
|
ANSWER: Z Flags
Explanation:
No explanation is available for this question!
|
|
9) Where is the result stored after an execution of increment and decrement operations over the special - purpose registers in PIC?
a. File Register
b. Working Register
c. Both a & b
d. None of the above
|
Answer
Explanation
|
ANSWER: Both a & b
Explanation:
No explanation is available for this question!
|
|
10) Which instruction is applicable to set any bit while performing bitwise operation settings?
a. bcf
b. bsf
c. Both a & b
d. None of the above
|
Answer
Explanation
|
ANSWER: bsf
Explanation:
No explanation is available for this question!
|
|
